Udvidet returret til d. 31. januar 2025

Logic Synthesis and Verification Algorithms - Gary D. Hachtel - Bog

Bag om Logic Synthesis and Verification Algorithms

Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits).

Vis mere
  • Sprog:
  • Engelsk
  • ISBN:
  • 9780792397465
  • Indbinding:
  • Hardback
  • Sideantal:
  • 564
  • Udgivet:
  • 30. juni 1996
  • Udgave:
  • 1996
  • Størrelse:
  • 254x178x35 mm.
  • Vægt:
  • 1254 g.
  • Ukendt - mangler pt..

Normalpris

  • BLACK WEEK

Medlemspris

Prøv i 30 dage for 45 kr.
Herefter fra 79 kr./md. Ingen binding.

Beskrivelse af Logic Synthesis and Verification Algorithms

Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits).

Brugerbedømmelser af Logic Synthesis and Verification Algorithms



Find lignende bøger
Bogen Logic Synthesis and Verification Algorithms findes i følgende kategorier:

Gør som tusindvis af andre bogelskere

Tilmeld dig nyhedsbrevet og få gode tilbud og inspiration til din næste læsning.