Udvidet returret til d. 31. januar 2025

Logic Synthesis and Verification Algorithms - Gary D. Hachtel - Bog

Bag om Logic Synthesis and Verification Algorithms

Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits).

Vis mere
  • Sprog:
  • Engelsk
  • ISBN:
  • 9781475770360
  • Indbinding:
  • Paperback
  • Sideantal:
  • 564
  • Udgivet:
  • 18. marts 2013
  • Udgave:
  • 11996
  • Størrelse:
  • 178x254x31 mm.
  • Vægt:
  • 1126 g.
  • 8-11 hverdage.
  • 6. december 2024
På lager

Normalpris

  • BLACK NOVEMBER

Medlemspris

Prøv i 30 dage for 45 kr.
Herefter fra 79 kr./md. Ingen binding.

Beskrivelse af Logic Synthesis and Verification Algorithms

Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits).

Brugerbedømmelser af Logic Synthesis and Verification Algorithms



Find lignende bøger
Bogen Logic Synthesis and Verification Algorithms findes i følgende kategorier:

Gør som tusindvis af andre bogelskere

Tilmeld dig nyhedsbrevet og få gode tilbud og inspiration til din næste læsning.