Udvidet returret til d. 31. januar 2025

Logic Synthesis and SOC Prototyping - Vaibbhav Taraate - Bog

- RTL Design using VHDL

Bag om Logic Synthesis and SOC Prototyping

This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design.

Vis mere
  • Sprog:
  • Engelsk
  • ISBN:
  • 9789811513138
  • Indbinding:
  • Hardback
  • Sideantal:
  • 251
  • Udgivet:
  • 30. januar 2020
  • Udgave:
  • 12020
  • Vægt:
  • 680 g.
  • 2-3 uger.
  • 11. december 2024

Normalpris

  • BLACK NOVEMBER

Medlemspris

Prøv i 30 dage for 45 kr.
Herefter fra 79 kr./md. Ingen binding.

Beskrivelse af Logic Synthesis and SOC Prototyping

This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design.

Brugerbedømmelser af Logic Synthesis and SOC Prototyping



Find lignende bøger
Bogen Logic Synthesis and SOC Prototyping findes i følgende kategorier:

Gør som tusindvis af andre bogelskere

Tilmeld dig nyhedsbrevet og få gode tilbud og inspiration til din næste læsning.