Low Power Dissipation in VLSI Circuits. A Study of Low Power VLSI Design Techniques - Arpita Patel - Bog

Seminar paper from the year 2023 in the subject Engineering - Computer Engineering, grade: A, , language: English, abstract: This book will discuss contemporary optimization techniques that aims low power dissipation in VLSI circuits.

Since CMOS technology consumes less power it is a key technology for VLSI circuit design. With technologies reaching the scale of 10 nm, static and dynamic power dissipation in CMOS VLSI circuits are major issues. Dynamic power dissipation is increased due to requirement of high speed and static power dissipation is at much higher side now a days even compared to dynamic power dissipation due to very high gate leakage current and subthreshold leakage. Low power consumption is equally important as speed in many applications since it leads to a reduction in the package cost and extended battery life.